FEEDBACK
PLEASE WAIT ...
CLOSE
CLOSE

Country

Document

datasheet 0.77 MB
Registration Date 5 May 2016
Share

Nano DAC™

(0)

Electronics Integrated Circuits Product Number : AD5684

Integrated Circuits (ICs)

Applications

Digital gain and offset adjustment Programmable attenuators Process control (PLC I/O cards) Industrial automation Data acquisition systems
Digital gain and offset adjustment Programmable attenuators Data acquisition systems Process controls (programmable logic controller [PLC] I/O cards) Industrial automation

Properties

Total unadjusted error: ±0.1% of FSR maximum Offset error: ±1.5 mV maximum Gain error: ±0.1% of FSR maximum Two Package Options. 3 mm × 3 mm, 16-lead LFCSP 16-lead TSSOP

Offset error: ±1.5 mV maximum Maximum Gain error: ±0.1% of FSR maximum Total unadjusted error: ±0.1% of FSR maximum Two Package Options. 3 mm × 3 mm, 16-lead LFCSP 16-lead TSSOP

Manufacturer's Description

The AD5686/AD5684, members of the nanoDAC+™ family, are low power, quad, 16-/12-bit buffered voltage output DACs. The devices include a gain select pin giving a full-scale output of 2.5 V (gain = 1) or 5 V (gain = 2). All devices operate from a single 2.7 V to 5.5 V supply, are guaranteed monotonic by design, and exhibit less than 0.1% FSR gain error and 1.5 mV offset error performance. The devices are available in a 3 mm × 3 mm LFCSP and a TSSOP package. The AD5686/AD5684 also incorporate a power-on reset circuit and a RSTSEL pin that ensures that the DAC outputs power up to zero scale or midscale and remain at that level until a valid write takes place. Each part contains a per-channel power-down feature that reduces the current consumption of the device to 4 µA at 3 V while in power-down mode. The AD5686/AD5684 employ a versatile SPI interface that operates at clock rates up to 50 MHz, and all devices contain a V LOGIC pin intended for 1.8 V/3 V/5 V logic.